//Verilog HDL for "tt", "hh" "functional"
// if i write the word module module NEW(Y, A, B );
    output Y;
    input A;
    input B;

endmodule