in reply to
Coverting Case statements of verilog to equations.
You can use Verilog-Perl to parse the Verilog source code (as I mentioned in a previous post), but I think you need to do the rest yourself.
Used as intended
The most useful key on my keyboard
Used only on CAPS LOCK DAY
Never used (intentionally)
I don't use a keyboard
Results (465 votes),