in reply to
Coverting Case statements of verilog to equations.
You can use Verilog-Perl to parse the Verilog source code (as I mentioned in a previous post), but I think you need to do the rest yourself.
I guess so
I guess not
Results (163 votes),